

NDT3055





N-Channel Enhancement Mode Field Effect Transistor

General Description

Power SOT N-Channel enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance and provide superior switching performance. These devices are particularly suited for low voltage applications such as DC motor control and DC/DC conversion where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- 4A, 60V. $R_{DS(ON)} = 0.1\Omega$ @ $V_{GS} = 10V$.
- High density cell design for extremely low $R_{DS(ON)}$.
- High power and current handling capability in a widely used surface mount package.



Absolute Maximum Ratings $T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	NDT3055	Units
V_{DSS}	Drain-Source Voltage	60	V
V_{GSS}	Gate-Source Voltage - Continuous	± 20	V
I_D	Drain Current - Continuous (Note 1a)	± 4	A
	- Pulsed	± 25	
P_D	Maximum Power Dissipation (Note 1a)	3	W
	(Note 1b)	1.3	
	(Note 1c)	1.1	
T_J, T_{STG}	Operating and Storage Temperature Range	-65 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	42	$^\circ\text{C/W}$
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	12	$^\circ\text{C/W}$

* Order option J23Z for cropped center drain lead.

Electrical Characteristics (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
--------	-----------	------------	-----	-----	-----	-------

OFF CHARACTERISTICS

BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _D = 250 μA	60			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 48 V, V _{GS} = 0 V			10	μA
		T _J = 125°C			100	μA
I _{GSSF}	Gate - Body Leakage, Forward	V _{GS} = 20 V, V _{DS} = 0 V			100	nA
I _{GSSR}	Gate - Body Leakage, Reverse	V _{GS} = -20 V, V _{DS} = 0 V			-100	nA

ON CHARACTERISTICS (Note 2)

V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250 μA	2	2.9	4	V
		T _J = 100°C	1.5	2.3	3	
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = 10 V, I _D = 4 A		0.075	0.1	Ω
		T _J = 125°C		0.13	0.22	
I _{D(on)}	On-State Drain Current	V _{GS} = 10 V, V _{DS} = 10 V	15			A
g _{FS}	Forward Transconductance	V _{DS} = 15 V, I _D = 4 A		3.5		S

DYNAMIC CHARACTERISTICS

C _{iss}	Input Capacitance	V _{DS} = 30 V, V _{GS} = 0 V, f = 1.0 MHz		350		pF
C _{oss}	Output Capacitance			135		pF
C _{rss}	Reverse Transfer Capacitance			40		pF

SWITCHING CHARACTERISTICS (Note 2)

t _{D(on)}	Turn - On Delay Time	V _{DD} = 25 V, I _D = 1.2 A, V _{GS} = 10 V, R _{GEN} = 50 Ω		18	25	ns
t _r	Turn - On Rise Time			25	50	ns
t _{D(off)}	Turn - Off Delay Time			43	65	ns
t _f	Turn - Off Fall Time			34	60	ns
Q _g	Total Gate Charge	V _{DS} = 40 V, I _D = 4 A, V _{GS} = 10 V		10	15	nC
Q _{gs}	Gate-Source Charge			2	4	nC
Q _{gd}	Gate-Drain Charge			6	10	nC

Electrical Characteristics ($T_A = 25^{\circ}\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
I_S	Maximum Continuous Source-Drain Diode Forward Current				2.5	A
V_{SD}	Source-Drain Diode Forward Voltage	$V_{GS} = 0\text{ V}, I_S = 4\text{ A}$ (Note 2)			1.2	V


Notes:

1. $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



$$P_D(t) = \frac{T_J - T_A}{R_{\theta JA}(t)} = \frac{T_J - T_A}{R_{\theta JC} + R_{\theta CA}(t)} = I_D^2(t) \times R_{DS(ON)}@T_J$$

Typical $R_{\theta JA}$ using the board layouts shown below on 4.5"x5" FR-4 PCB in a still air environment:

- a. 42°C/W when mounted on a 1 in² pad of 2oz copper.
- b. 95°C/W when mounted on a 0.066 in² pad of 2oz copper.
- c. 110°C/W when mounted on a 0.0123 in² pad of 2oz copper.



Scale 1 : 1 on letter size paper



2. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2.0\%$.

Typical Electrical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Gate Voltage and Drain Current.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Drain Current and Temperature.




Figure 5. Drain Current Variation with Gate Voltage and Temperature.




Figure 6. Gate Threshold Variation with Temperature.

Typical Electrical Characteristics (continued)




Figure 7. Breakdown Voltage Variation with Temperature.




Figure 8. Body Diode Forward Voltage Variation with Current and Temperature.




Figure 9. Capacitance Characteristics.




Figure 10. Gate Charge Characteristics.




Figure 11. Switching Test Circuit.




Figure 12. Switching Waveforms.

Typical Electrical Characteristics (continued)




Figure 13. Transconductance Variation with Drain Current and Temperature.




Figure 14. Maximum Safe Operating Area.




Figure 15. Transient Thermal Response Curve.

Note: Thermal characterization performed using the conditions described in note 1c. Transient thermal response will change depending on the circuit board design.